Corrector magnets for the SPEAR-3 synchrotron radiation source require precision, high-speed control for use with beam-based orbit feedback. A new Controller AnalogDigital Interface card (CANDI) has been developed for these purposes. The CANDI has a 24-bit DAC for current control and three 24-bit A-Z ADCs to monitor current and voltages. The ADCs can be read and the DAC updated at the 4 Wz rate needed for feedback control. A precision 16-bit DAC provides on-board calibration. Programmable multiplexers control internal signal routing for calibration, testing, and measurement. Feedback can be closed internally on current setpoint, externally on supply current, or beam position. Prototype and production tests are reported in this paper. Noise is better than 17 effective bits in a IO mHz to 2 kHz bandwidth. Linearity and temperature stability are excellent.
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OVERVIEW
Each magnet for orbit correction at SPEAR 3 will have a bipolar 130 A supply, the MCOR [I] . One MCOR supply with CANDI daughter board occupies two slots in a 17-slot crate. One crate can support 8 MCORs. The CANDI board controls and monitors the supply's current and voltage, exchanges data with the interface board and the standard VME processor via the crate backplane. The processor plugs into the interface board, which adapts the VME processor to the MCOR crate.
CANDI BOARD DESCRIPTION
The 170 CANDI boards were fabricated and assembled.
The CANDI board size is 6.5" x 3.95", about 0.062" thick. A shielding box covers the analog signal processing area. Figure 1 shows a module block diagram.
At the front of the CANDI card there is 4-digit LED The highest ADC output rate frequency is 20.8 MHz at an input clock frequency 8 MHz, the internal digital filter has notches at the output rate frequency and harmonics.
The ADC has a fixed over-sampling ratio of 64. 
REQUIREMENTS
The analog setpoint and the readback requirements are Required data update frequency 4 kHz.
shown helow (Table 1 and Table 2 ).
105 dB or i 500 pv over IO mHz -2 kHz I 17.2 ENOB The temperature coefficient limit is: 14.3 P D~/ " C ..
(.t 500 pV / 3.5 "C, out of 10 V full scale). Calibrated data and source signal differences are within the + 300 pV peak-to-peak; the rms is 123 pV, better than required.
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I ENOB
The ENOB is the Effective Number of Bits, Signal to
RESULTS

Accuracy
The following scheme was used to measure accuracy (Fig. 2) . The SP DAC and the CL DAC are swept across a -10 V to +lOV range in 2 V steps. The SP DAC output signal (Vsp) goes to the external Data Acquisition Unit (Vref) and to the ADC2 (Va21) via the multiplexer. After reading them, the multiplexer connects the ADC2 input to the CL DAC output (Vcl); the ADC1 and ADC3 are 
The noise performance
The ENOB measurements were performed at 4 IdIz data update frequency and 20 kHz ADC readback rate. The SP and CL DAC outputs were set to + full scale. In addition to the ADC 64 oversamplings, the FPGA averages 16 ADC samples. This is equivalent to increasing the ADC oversampling ratio a factor of 4. The set point and the read back ENOB spread is shown on the Table 3 below. 
Stability
Stability is tested by observing the setpoint output voltage for extended periods at fixed DAC setting near full scale. For example Figure 3 shows the setpoint output varying 1.1 mV over a 40 minute interval where ambient temperature drops 2.6 C. A temperature coefficient for the DAC of 44 ppmJ°C at a 10 V full scale is estimated from this data.
Stability under local feedback was implemented using the internal ADC to compensate for DAC drift.
are 74 pV and 54 pV respectively. The maximum temperature drift was about 6 "C, the total drift -1.2 ppm/OC and 0.9 ppm/"C for the ADC3 and the ADC2 respectively.
SUMMARY
The 170 CANDI corrector power supply controller boards were fabricated and assembled. Their performance was tested and exceeds requirements. Accuracy after the calibration is within 1300 pV at full scale. and 5 ppm/OC for the set point, and *250 pV and 1 ppm/"C for the analog read back.
The whole system shall he assembled and commissioned on the SPEAR-3 light source. The test program was run for 50 hours. The average of every 100 points was taken, then averages were analyzed (Fig. 4) . The deviation of the averaged data is less than * 50 pV; not averaged result is * 200 pV.
At the fast ramp after 23" hour, Vref drifts to 43 pV (to The long slope from 0 to Vref minimum gives the Vref Tlmc,hmus.
the minimum), the temperature varies to 1.21 "C. Vref ramp drift is 3.6 ppm/'C. and temperature drifts: 82 pV and 1.7 "C respectively:
Probably, this drift is due to the External Reference 5.4 ppm/"C temperature coefficient at 9 V scale. The same routine was performed with the CL DAC and ADCs. The Va3 (vmon) and Va22 (Imon) deviation was i 300 pV and i 250 pV respectively. The feedback loop was closed through the ADCZ. The feedback signal was bouncing within the CL DAC bit level, after few steps the CL DAC was tuned to the required value and then did not change it over 50 hours. So the feedback was not in use most of the time. The Va? and Va22 averaged deviations Vref long term slope drift is 4.8 ppm/"C.
